Abstract-In this paper, a sub-IV input single-inductor dualoutput (SIDO) DC-DC converter with an adaptive load-tracking control (ALTC) technique is proposed for single-cell-powered portable devices. The ALTC technique adaptively and accurately adjusts storage charge in form of the inductor current according to actual load condition without wasting surplus charge and increasing cross-regulation through the use of minimized the number of switch and optimum current sequence. A current-mode ring oscillator with a self-bias current source (SBCS) circuit is proposed to replace conventional start up oscillator to produce a nearly constant system clock. The test chip was fabricated by TSMC 0.25 um 2.5 VIS V BCD process and experimental results show a high efficiency of 92 % and a cross -regulation smaller than 10 mY.
I. INTRODUCTION
Achieving microminiaturization and low power consumption of portable devices [1]- [4] , single-cell-powered system is one of the effective solutions to scale down supply voltage below I V. Particularly, the rechargeable nickel-based or alkaline-cells are usually designed in double-or triple-A size. Furthermore, portable devices as illustrated in Fig. I are commonly constructed by different sub-functions and required various supply voltages. Since the inductors , Ll~L3, normally occupy most of board space, a single-inductor dual-output (SlOO) DC-DC converter shown in Fig. 2 was developed as a suitable solution [5] - [6] . The SlOO DC-DC converter not only reduces the footprint area and fabrication cost but also provides highly power efficiency. Moreover, it uses only one inductor, L, to generate one buck and one boost output voltages for sub-functions of portable devices [5] .
However, all load conditions from the output terminals are summed up to form the inductor current , lu and to be entirely different from a conventional single-output buck or boost converter. The tough challenge in the sub-I V input converter is small available headroom voltage due to the sub-I V input voltage. Hence, the use of sophisticated low-voltage analog circuits norm ally consumes much power dissipation and chip area . Furthermore, the small input and output swing causes that the analog circuitries become sensitive to nois e, signal perturbation, and ground bounce. Another design difficulty is the design of startup circuit. Since the biasing voltage of digital and analog circuits are not defined during the ramp up of the supply input, the large startup current and disordered biasing voltage may cause failure in the startup period. Moreover, the large startup current may trigger latch-up or more seriously damages on the chip. Therefore, this paper addresses the previous design problems and applies the proposed controlling sequence in [6] to this design. A sub-I V input SlOO DC-DC converter with the ALTC technique is proposed to provide buck and boost output voltages. The organization of this paper is section II describes the structure and controlling sequence for achieving high efficiency and stability. Section III describes the propo sed ALTC technique for minimum cross regulation. Section IV describes the implementation of the proposed circuit. Section V shows experimental results. Finally, a conclusion is made in Section VI.
II. THE CONTROLLING SEQUENCE WITH THE MINIMIZED N UMBER OF SWITCHES FOR HIGH POWER EFHCIENCY AND STABILITY
Since only one cell's capability is employed as the supply input in single-cell-powered portable devices , the least switch structure of SlOO DC-DC converter as shown in Fig. 2 is used to generate high power conversion efficiency and produce buck and boost output voltages at the same time [5 and 6] . In Fig. 2 , isolating switches, SW-/ and SW 5 , are used to distribute and deliver charge to each output terminal. Main switch, SW 3 , is used to rapidly store charge for the boost output , V OB. Freewheeling switch, SW 6 , is used to hold surplus charge for the next switching period. Keeping freewheeling stage can operate in pseudo-continuous conduction mode (PCCM) and simplify the closed-loop compensators of the sub-I V input SlOO DC-DC converter.
The controlling sequence in [5] has been propo sed to improve cross-regulation and avoid current crowding at unbalanced load condition. The path I is initially used to simultaneously regulate the buck output, V OA, and increase li. Fig. 4 The LPDCC technique in [5] . Fig. 2 The LDPCC controlling sequence in [5] . depicted in Fig. 2 according to the feedback signals of the output and current sensors. The power-on sequence properly control the operation switching between the startup circuit and the ALTC control until the output voltages are stabilized. The self-biased current source (SBCS) is proposed to bias currentmode ring oscillator (Ring-OSC) to generate a nearly constant clock with the characteristic of high power supply rejection ratio (PSRR). The dead-time driver inserts a minimum dead time to eliminate shoot-through current in case of switching. The adaptive body switch (ABS) circuit can decrease the possibility of leakage and latch-up of power p-type MOSFETs.
III. THE PROPOSED ADAPTIVE LOAD-TRACKING CONTROL (ALTC) TECHNIQUE FOR MINIMUM CRoss-REGULATION
The LDPCC circuit in [5] - [7] as illustrated in Fig. 4 is used to generate a peak-current level, Vpeak, according to the output signals, E OA and E oB , from the error amplifiers. However, the same voltage level of E OA and E(JB doesn't indicate the same load condition since the output voltage of the buck and boost output terminals has different scale setting. Moreover, in order to boost the output voltage, VOB, V peak has to take storage charge of the buck duration into account. Therefore, the LDPCC circuit obviously is going to store an over-storage current level.
The ALTC technique as shown in Fig. 5 and 6 can address the over-storage charge issue and further improve power efficiency, cross-regulation, and stability. As illustrates in Fig.  5 , since E OA and E OB indicate load conditions of the output terminals , the values of E OA and E OB can be expressed as (I) and (2), respectively, according to the trans-conductance, gmA and gmn, of the error amplifiers and the ratios, fJA and fJB, determined by the feedback resistors. (2) Let gmA=gmn and fJAVOA=mfJnVon, where m is voltage ratio between V OA and Von. Hence, the value of E OA and Eon at load transition can be expressed as (3) .
Therefore, a corrected curve of mE oA is used to present the calculated value of the error amplifier since the ratio m is applied to adjust trans-conductance of error amplifier related to load condition. Furthermore, since the correct value is directly used to represent load condition, the maximum value is decided from E OA and Eon to take the storage charge of path I into account of path 4 in Fig. 2 . While mE oA is larger than E oB, the ALTC level follows the value of mE oA but the current crowding issue is detected. A hysteresis mode in [5] , which turns on the freewheeling transistor Mp and isolates the transistor M A simultaneously, is used to address current crowding issue efficiently. The crossover point between E OA and Eon is shifted from the original PI to a corrected P2. Therefore, a boundary condition of hysteresis mode is easy defined by the proposed ALTC technique without extra effort.
The implementation of ALTC technique is shown in Fig. 6 . Transconductances, gmA (and gmB), are used to convert the difference voltage between V OA (and Von) and V rej to the current signal fA (and In ;, \:6 =,;, \"4~, ::
,..-
Boost Output I Fig. 3 The proposed structure of sub-I V input sma DC-DC converter with ALTC technique.
until the QOA is enough. l: is then rapidly increased by path 3 to a load-depend peak-current control (LDPCC) level, lpeak, which is proportional to load condition. Continuously, the current path switches to path 4 and draws charge the QOB to boost the output, VOB. lt. drops back to freewheeling level, hw.
Finally, the surplus charge is kept in path 6. Since I peak positively depends on load condition, the freewheeling stage can be maintained. Thus, the converter works in PCCM to simplify the compensator to a proportion-integration (PI) compensator for stability issue.
The proposed structure of sub-I V input sma DC-DC converter with ALTC technique is shown in Fig. 3 in Fig. 2 .
IV. IMPLEMENTATlOl" OF PROPOSED CIRCUIT

A. Startup Circuit and SBCS Ring Oscillator
During the startup period , a temporary ring oscillator, usually necessary to generate a clock signal, can initiate the operat ion since the minimum supply voltage of ring oscillator depend s on the threshold voltage of p-type MOSFET. Nevertheless, the oscillating frequency highly depends on the supply voltage deviation and operates at severa l MHz or even at tens to thousands MHz which increases the possibility of latch-up and switching losses. A regular oscillator can replace the temporary ring oscillator after the startup period. Therefore, to avoid latch-up problem and high-frequency loss and to simplify the design of oscillator, a SBCS circuit as shown in Fig. 7 is proposed to bias a current-mode ring oscillator to generate a nearly constant clock, Clock.
In Fig. 7 , the transistors, 5 1 -5., and the capacitor, C s , constitute a starter. When the supply voltage is higher than the threshold voltage of p-type MOSF ET, the startup current Is starts to charge c; The voltage , V s , on c, forms a startup signal to tum on 5/~5. and enable the SBCS circuit. A simple current mirror compo sed of M/~M. and R I , is used to define the biasing current l B. M, M 7 and R 2 construct the self-bias loop. Since V T is independ ent of the supply voltage , VII is clamped to the value of Vr+ VGSI" Therefore, a closely-con stant IH is produced to bias a current mode ring oscillator without being affected by the supply voltage deviation . Therefore, the problems , associated with a ring oscillator operated at several MHz and an extra design of regular oscillator, do no longer exist. Fig. 8 The ABS circuit in [7] .
B. Dead-Time Driver and Adaptive Body Switch (ABS)
A dead -time driver , compo sed by the non-overlap structure, converts the output signals of the ALTC controller to drive the powe r MOSFETs to avoid shoot-through current between input/output term inals and ground . Since the dead time is inserted, a voltage spike will appear at node, V x , in Fig. 3 . An adaptive body switch (ABS ) circuit in [7] as depicted in Fig. 8 solves the problem s of potent ial leakage and latch-up , which occur when the N-well biasing of the power p-type MOSF ET is lower than the source or drain voltage. The ABS circuit with the simplest structure provid es not only low power losses but also high speed and accuracy of voltage comparison even when the source and drain voltage s are nearly equivalent.
V . EXPERIME NTAL R ESULTS
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